Abstract: The development of digital integrated circuits is challenged by higher power consumption. The combination of higher clock speeds, greater functional integration, and smaller process geometries has contributed to significant growth in power density.
I. INTRODUCTION
For the most recent CMOS feature sizes (e.g., 90nm and 65nm), leakage power dissipation has become an overriding concern for VLS[ circuit designers. [nternational technology roadmap for semiconductors (ITRS) [I] reports that leakage power dissipation may concern for low-power chip designers since dynamic power accounted for 90% or more of the total chip power. Therefore, many previously proposed techniques, such as voltage and frequency scaling, focused on dynamic power reduction. However, as the technology feature size shrinks, e.g., to 90 nm and 65 nm, static power dissipation has become a great challenge for current and future technologies.
In this paper, we proposed two new approaches for leakage reduction. Hence we compared our approaches with prior techniques in this paper.
[I. NOVEL STACKED SLEEP APPROACH
[n this Novel technique there are two sleep transistors is forcedly stacked in both pull-up and pull-down networks. So that we called it "Stacked Sleep" approach (Fig. ) ). The static power dissipation, dynamic power dissipation, propagation delay and area for a SRAM cell are shown in Fig.7, Fig.8 , Fig.9 and Fig.l Table-I, Table-2 318 
